

Fig. 1C








Fig.10












Fig.5A






Fig.5C





For Heio, press F1




Fig. 6D

```
configibli asm
: Personalization tables
export LoadConfigTBL_project_Bank1
export LoadConfigTBL_project_Bank0
LoadConfigTBL_project_Bank1
; Global Register values
                         61h, 03h
                                           . AnalogClockSe'ect register
        ď٥
                                           ; AnalogColumnClockSelect register
        ರ೦
                         60h, 08h
        ರಶ
                         82h, 30h
                                           . AnalogIOControl register
        СD
                         63h, 00h
                                           ; AnalogModulatorControl register
        دی
                         e1h, 30h
                                           ; OscillatorControl_1 register
        đ٥
                         00n, 00n
                                           ; Port_0_OnveMade_0 register
        ರರ
                         01h, 3fh
                                           ; Port_0_DriveMode_1 register
                                           ; Port_1_DriveMode_0 register
        ď۵
                         04h, a1h
        đb
                         05h, 50h
                                           ; Port_1_DriveMode_1 register
        ರರಿ
                         08h, 00h
                                           ; Port_2_OnveMode_0 register
        ď٥
                         09h, 00h
                                           , Port_2_DriveMode_1 register
                         0ch, 00h
                                           ; Port_3_DriveMode_0 register
        đb
        db
                         0dh, 00h
                                           ; Port_3_DriveMode_1 register
        ¢b
                         10h, 00h
                                           ; Part_4_DriveMode_0 register
        ಧರಿ
                         11h, 00h
                                           ; Port_4_DriveMode_1 register
        db
                         14h, 00h
                                           : Port 5_DriveMode_0 register
        ರಶ
                         15h, 00h
                                           : Port_5_DriveMode_1 register
        ďb
                         e3h, 84h
                                           ; VoltageMonitorControl register
. Instance name ADCINC12_1, User Module ADCINC12
    Instance name ADCINC12_1, Block Name ADC(ASB20)
                         90h, 90h
                                           ;ADCINC12_1_AloDcr0
        ರು
                         91n, 60h
                                           ;ADCINC12_1_AtoDcr1
                         92h, 60h
                                           :ADCINC12_1_AtoOcr2
        dЬ
                         93h, f0h
                                           ;ADCINC12_1_AtoDcr3
    Instance name ADCINC12_1, Block Name CNT(DBA01)
                                           :ADCINC12_1_CounterFN
                         24n, 21h
                         25h, 48h
                                           ;ADCINC12_1_CounterSL
        ď٥
        ďb
                         26h, 00h
                                           ;AOCINC12_1_CounterOS
                                         TMR(DBA00)
    Instance name ADCINC12_1, Block Name
                         20h, 20h
                                           :ADCINC12_1_TimerFN
                         21h, 18h
                                           :ADCINC12_1_TimerSL
        ¢b
                                           :ADCINC12_1_TimerOS
        ďЭ
                          22h, 00h
, Instance name Counter16_1, User Module Counter16
    Instance name Counter16_1, Block Name CNTR16_LSB(DBA02)
                         28h, 01h
                                           :Counter16_1_FUNC_LS8_REG
        ďþ
                         29h, 16h
                                           ;Counter15_1_INPUT_LSB_REG
        ರರ
        db
                         2ah, 00h
                                           :Counter16_1_OUTPUT_LS8_REG
    Instance name Counter16_1, Block Name CNTR16_MS8(DBA03)
                         2ch, 21h
                                           :Counter16_1_FUNC_MSB_REG
        ďЪ
                          2dh, 36h
                                           ;Counter16_1_INPUT_MS8_REG
        ďÞ
                                           ;Counter16_1_OUTPUT_MS8_REG
        đЬ
                         2eh, 04h
Instance name DAC8 1, User Module DAC8
    Instance name DAC8_1, Block Name LS8(ASB11)
                                           :DACS 1 LSB CRO
        ďb
                          84h, 80h
                                           ;DAC8_1_LSB_CR1
        đb
                          85h, 80h
                                           :DAC8_1_LS8_CR2
        đъ
                          86h, 20h
        ďþ
                         87n, 30n
                                           ;DAC8_t_LS8_CR3
    instance name DAC8_1, Block Name MS8(ASA21)
                         94h, a0h
                                           ;DAC8_1_MSB_CR0
```

Fig. 7A

(Continued)

	\			
db	95h, 41h	,DAC8_1_MSB_CR1		
ďb	96h, a0h	;DAC8_1_MSB_CR2		
db	97h, 30h	.DAC8_1_MSB_CR3		
; Instance name INSAMP	_1, User Module IN	SAMP		
; Instance name INSA	MP_1, Block Name	INV(ACA01)		
db	75h, beh	;INSAMP_1_INV_CR0		
ďЪ	76h, 21h	,INSAMP_1_INV_CR1		
db	77h, 20n	;INSAMP_1_INV_CR2		
, instance name INSA	MP_1, Block Name	NON_INV(ACA00)		
db	71h, 3ch	;INSAMP_1_NON_INV_CR0		
db	72h, a1h	;INSAMP_1_NON_INV_CR1		
db	73h, 20h	;INSAMP_1_NON_INV_CR2		
; Instance name INSAMP	_2, User Module IN	SAMP		
: Instance name INSA	MP_2, Block Name	INV(ACA03)		
đb	7dh, ceh	,INSAMP_2_INV_CRO		
db	7eh, 21h	;INSAMP_2_INV_CR1		
db	7th, 20h	;INSAMP_2_INV_CR2		
: Instance name INSA				
đb	79h, 2ch	;INSAMP_2_NON_INV_CRO		
ďδ	7ah, a1h	;INSAMP_2_NON_INV_CR1		
db	7bh, 20h	;INSAMP_2_NON_INV_CR2		
; Instance name PWM16				
		PWM16_LSB(DCA04)		
db	30h, 01h	:PWM16_1_FUNC_LSB_REG		
db	31h, c4h	:PWM16_1_INPUT_LS8_REG		
db	32h, 00h	;PWM16_1_OUTPUT_LSB_REG		
, instance name PVINI	34h, 21h	PWM16_MSB(DCA05) :PWM16_1_FUNC_MSB_REG		
db	35h, 34h	:PWM16_1_INPUT_MSB_REG		
db	36h, 05h	;PWM16_1_NFO1_NSS_REG		
; Instance name UART_1				
; Instance name UAR				
, instance mane contr	3ch, 05h	;UART_1_RX_FUNC_REG		
ďĎ	3dh, e1h	UART_1_RX_INPUT_REG		
db	3eh, 00h	;UART_1_RX_OUTPUT_REG		
; Instance name UAR				
db	38h, 0dh	;UART_1_TX_FUNC_REG		
db	39h, 01h	;UART_1_TX_INPUT_REG		
db	3ah, 07h	:UART_1_TX_OUTPUT_REG		
db	ffh			
LoadConfigTBL_project_6	Banko,			
; Global Register values				
db	60h, 14h	; AnalogColumnInputSelect register		
db	63h, 05h	; AnalogReferenceControl register		
db	65h, 00h	: AnalogSyncControl register		
ďЪ	e6h, 00h	; DecimatorControl register		
db	02h, 00h	: Port_0_Bypass register		
db	06h, fth	: Port_1_Bypass register		
db	0ah, 00h	; Port_2_Bypass register		
db	0eh, 00h	; Port_3_Sypass register		
db	12h, 00h	: Port_4_Bypass register		
db	16h, 00h	: Port_5_Bypass register		
; Instance name ADCING		•		
: Instance name ADCINC12_1, Block Name ADC(ASB20)				
: Instance name ADC	_			
,		•		

Fig. 7B

(Continued)

db	27h, COh	;ADCINC12_1_CounterCR0
db	25h, 00h	;ADCINC12_1_CounterOR1
db	26n, 00n	;ADCINC12_1_CounterDR2
. Instance name	ADCINC12_1, Block Nam	e TMR(DBA00)
ďb	23h, 00h	:ADCINC12_1_TimerCR0
db	21h, 00h	;ADCINC12_1_TimerDR1
db	22h, 00h	,ADCINC12_1_TimerDR2
, Instance name Co	ounter16_1, User Module (Counter16
, instance name	Counter16_1, Block Name	e CNTR16_LSB(DBA02)
ರರಿ	2bh, COh	.Counter16_1_CONTAOL_LSB_REG
фb	29h, 80h	;Counter16_1_PERIOD_LS8_REG
db	2ah, 64h	,Counter16_1_COMPARE_LS8_REG
, instance name	Counter16_1, Block Nam	e CNTR16_MS8(D8A03)
db	2fh, 00h	:Countert6_1_CONTROL_MSB_REG
db	2dh, 00h	;Counter16_1_PERIOD_MSB_REG
db	2eh, 00h	;Counter16_1_COMPARE_MSB_REC
, Instance name DA	AC8_1, User Module DAC8	3
; Instance name	DAC8_1, Block Name LS	B(ASB11)
, Instance name	DAC8_1, Block Name MS	SB(ASA21)
, Instance name IN	SAMP_1, User Module (N	SAMP
, Instance name	INSAMP_1, Block Name	INV(ACA01)
, Instance name	INSAMP_1, Block Name	NON_INV(ACA00)
, instance name IN	SAMP_2, User Module IN:	SAMP
, Instance name	INSAMP_2, Block Name	INV(ACA03)
, Instance name	INSAMP_2, Block Name	NON_INV(ACA02)
, Instance name PV	WM16_1, User Module PW	/M16
. Instance name	PWM16_1, Block Name 8	PWM16_LSB(DCA04)
db	33n, 00n	;PWM16_1_CONTROL_LS8_REG
ďb	3th, 37h	:PWM16_1_PERIOD_LSB_REG
₫b	32h, 64h	:PWM16_1_PWDITH_LS8_REG
; Instance name	PWM16_1, Block Name I	PWM16_MSB(DCA05)
db	37h, 00h	;PWM16_1_CONTROL_MS8_REG
ďb	35h, 00h	:PWM16_1_PERIOD_MSB_REG
db	36h, 00h	;PWM16_1_PWDITH_MSG_REG
, Instance name U	ART_1, User Module UAR	T
; Instance name	UART_1, Block Name R	X(DCA07)
db	3fh, 00h	:UART_1_RX_CONTROL_REG
db	3dh, 00h	;UART_1_
db	3eh, 00h	;UART_1_RX_BUFFER_REG
, instance name	UART_1, Block Name TX	((DCA06)
db	3bh, 00h	:UART_1_TX_CONTROL_REG
db	39h, 00h	;UART_1_TX_BUFFER_REG
db	3ah, 00n	LART_1_
db	ffh	

, PSoC Configuration file trailer PsocConfig.asm

```
; PSoCConfig.asm
; This file is generated by the Device Editor on Application Generation.
; It contains code which loads the configuration data table generated in
; the file PSoCConfigTBL.asm
export LoadConfigInit
export_LoadConfigInit
export LoadConfig_project
export _LoadConfig_project
FLAG_CFG_MASK:
                                  equ
                                           10h
                                                                    ;M8C flag register REG address bit
mask
END_CONFIG_TABLE: equ
                                  tth
                                                           ;end of config table indicator
_LoadConfigInit:
LoadConfigInit:
                         LoadConfig_project
; Load Configuration project
_LoadConfig_project:
LoadConfig_project:
                          F, FLAG_CFG_MASK
                                                                                            ;set for
bank 1
         mov
                          A, >LoadConfigTBL_project_Bank1 ;load bank 1 table
                         X. <LoadConfigTBL_project_Bank1
        mov
                 LoadConfig
        call
                                                                                            ;load the
bank 1 values
                         F,-FLAG_CFG_MASK
                                                                                            ;switch
        and
to bank 0
                          A, >LoadConfigTBL_project_Bank0 ;load bank 0 table
        mov
                         X, <LoadConfigTBL_project_Bank0
        mov
        call
                 LoadConfig
                                                                                            ;load the
bank 0 values
: LoadConfig
; This function is not exported. It assumes that the address of the table
; to be loaded is contained in the X and A registers as if a romx instruction
```

Fig. 8A

(continued)

; is the next instruction to be executed, i.e. lower address in \boldsymbol{X} and uppper

; address in A. There is no return value.

```
LoadConfig
LoadConfigLp.
                                                                  ;save config table address on stack
       push
                Χ
       push
        romx
                                                                  ;load config address
                        A, END_CONFIG_TABLE
                                                         ;check for end of table
        стр
                                                         ;if so, end of load
                        EndLoadConfig
        ĵΖ
                                                                  ;save the address away
                        X, SP
        mov
        mov
                        [X], A
                                                                          retrieve the table address;
        рор
                        Х
        pop
                                                                          ;advance to the data byte
        ICC
                        NoOverFlow1
                                                                  ;check for overflow
        jnc
                                                                          ;if so, increment MSB
        ınç
NoOverFlow1:
                                                                  ;save the config table address
        push
again
        push
                                                                  ;load the config data
        romx
                                                                  retrieve the config address
                        X, SP
                        X, [X]
        mov
                                                         ;write the config data
                         reg[X], A
                                                                           ;retrieve the table address
                        Α
        рор
        рор
                        X
                                                                           :advance to the next
                        х
        inc
 address
                         NoOverFlow2
                                                                  ;check for overflow
        jnc
                                                                           ;if so, increment MSB
         înc
                         Α
NoOverFlow2:
                         LoadConfigLp
                                                          ;loop back
        lmb
 EndLeadConfig:
                                                                           ;clean up the stack
        рор
                         Α
                         Α
         pop
         ret
```

Fig. 8B

	mov reg[ADCINC12_1_AtoDcr3],A		
	ret		
; ADCINC12.asm			
;			
. Assembler source for the 12 bit incremential	;; Stop:		
A/D converter.	:: SetPower:		
•	:: Removes power from the module's analog		
	;;PSoc block.		
,	;; INPUTS: None.		
•	;; OUTPUTS: None.		
export ADCINC12_1_Start	11		
export _ADCINC12_1_Start	ADCINC12_1_Stop:		
export ADCINC12_1_SetPower	_ADCINC12_1_Stop		
export _ADCINC12_1_SetPower	and reg[ADCINC12_1_AtoDcr3], -03h		
export ADCINC12_1_Stop	ret		
export_ADCINC12_1_Stop			
export ADCINC12_1_GetSamples	***************************************		
export _ADCINC12_1_GetSamples	;; Get_Samples:		
export ADCINC12_1_StopAD	;; SetPower:		
export _ADCINC12_1_StopAD	:: Starts the A/D convertor and will place data is		
export ADCINC12_1_fisData	;;memory. A flag		
export _ADCINC12_1_flsData	;; is set whenever a new data value is available.		
export ADCINC12_1_iGetData	:: INPUTS: A passes the number of samples (0		
export _ADCINC12_1_iGetData	;;is continous).		
export ADCINC12_1_ClearFlag	;; OUTPUTS: None.		
export_ADCINC12_1_ClearFlag	**************************************		
	ADCINC12_1_GetSamples:		
include "ADCINC12_1.inc"	_ADCINC12_1_GetSamples:		
include "m8c.inc"	mov (ADCINC12_1_bincrC],A ;number		
	;of samples		
LowByte: equ 1	or reg[INT_MSK1],(ADCINC12_1_TimerMask1		
HighByte: equ 0	ADCINC12_1_CounterMask)		
	:Enable both interrupts		
	mov [ADCINC12_1_cTimerU],0 ;Force the		
***************************************	:Timer to do one cycle of rest		
;; Start:	or reg[ADCINC12_1_AtoDcr3],10h ;force the		
;; SetPower:	;Integrator into reset		
;; Applies power setting to the module's analog	mov [ADCINC12_1_cCounterU],fth ;Initialize		
;;PSoc block.	;Counter		
:: INPUTS: A contians the power setting			
;; OUTPUTS: None.	mov reg[ADCINC12_1_TimerDR1],ffh mov reg[ADCINC12_1_CounterDR1],ffh		
"*************************************			
ADCINC12_1_Start:	mov reg[ADCINC12_1_TimerCR0],01h ;enable		
_ADCINC12_1_Start:	;the Timer		
ADCINC12_1_SetPower:	mov (ADCINC12_1_finer],00h ;A/D Data		
_ADCINC12_1_SetPower:	;Ready Flag is reset		
and A,03h	ret		
or A,f0h			

(Continued)

```
_ADCINC12_1_iGe!Data
                                                      mov X,[(ADCINC12_1_ilnc + tighByte)]
                                                      mov A.[(ADCINC12_1_ilncr + LowByte)]
;; Completely shuts down the A/D is an orderly
;;manner, Both the
;; Timer and COunter interrupts are disabled.
;; INPUTS. None.
;; OUTPUTS None.
                                                     ;; ClearFlag
                                                     :: clears the data ready flag
ADCINC12_1_StopAD.
                                                     ;; INPUTS: None.
                                                     ;; OUTPUTS: Nore.
_ADCINC12_1_StopAD:
 mov reg(ADCINC12_1_TimerCR0),00h
                                                     ADCINC12_1_ClearFlag:
disable the Timer
 mov reg[ADCINC12_1_CounterCR0],00n
                                                     _ADCINC12_1_ClearFlag
;disable the Counter
                                                      mov [ADCINC12_1_finer],00h
 nop
                                                     ADCINC12_1_API_End
 and
reg[INT_MSK1],-(ADCINC12_1_TimerMask1
ADCINC12_1_CounterMask)
                          :Disable both
∷interrupts
 or reg[ADCINC12_1_AtoDcr3],10h ;reset
;;Integrator
 ret
;; flsData:
;, Returns the status of the A/D Data
;; is set whenever a new data value is available.
;; INPUTS: None.
.; OUTPUTS: A returned data status A =: 0 no
::data available
                    !=: 0 data available
ADCINC12_1_flsData:
_ADCINC12_1_flsData:
 mov A,[ADCINC12_1_fincr]
;; iGetData:
;; Returns the data from the A/D. Does not
;;check if data is
;; available.
;; is set whenever a new data value is available.
;; INPUTS: None.
;; OUTPUTS: X:A returns the A/D data value.
ADCINC12_1_iGetData:
```

F. 9B

```
// ADCINC12_1.h for the 12 bit incremental A/D converter
//
// C declarations for the ACDINC12 User Module.
//
#define ADCINC12_1_OFF
                         0
#define ADCINC12_1_LOWPOWER 1
#define ADCINC12_1_MEDPOWER 2
#define ADCINC12_1_HIGHPOWER 3
#pragma fastcall ADCINC12_1_Start
#pragma fastcall ADCINC12_1_SetPower
#pragma fastcall ADCINC12_1_GetSamples
#pragma fastcall ADCINC12_1_StopAD
#pragma fastcall ADCINC12_1_Stop
#pragma fastcall ADCINC12_1_flsData
#pragma fastcall ADCINC12_1_iGetData
#pragma fastcall ADCINC12_1_ClearFlag
extern void ADCINC12_1_Start(char power);
extern void ADCINC12_1_SetPower(char power);
extern void ADCINC12_1_GetSamples(char chout);
extern void ADCINC12_1_StopAD(void);
extern void ADCINC12_1_Stop(void);
extern char ADCINC12_1_flsData(void);
extern int ADCINC12_1_iGetData(void);
extern void ADCINC12_1_ClearFlag(void);
```

Fig. 10

```
;; ADCINC12_1.inc for the 12 bit incremental A/D converter
;; Assembler declarations for the ACDINC12 User Module.
ADCINC12_1_AtoDcr0: equ
                          90h
ADCINC12_1_AtoDcr1:
                          91h
ADCINC12_1_AtoDcr2:
                          92h
                     equ
                          93h
ADCINC12_1_AtoDor3:
                     equ
ADCINC12_1_CounterFN: equ
ADCINC12_1_CounterSL: equ
                          25h
                          26h
ADCINC12_1_CounterOS:equ
ADCINC12_1_CounterDR0:
                                24h
                          equ
ADCINC12_1_CounterDR1:
                          equ
                                25h
ADCINC12_1_CounterDR2:
                                26h
                          equ
                                27h
ADCINC12_1_CounterCR0:
                          equ
                          20h
ADCINC12_1_TimerFN: equ
ADCINC12_1_TimerSL:
                     equ
ADCINC12_1_TimerOS: equ
ADCINC12_1_TimerDR0: equ
ADCINC12_1_TimerDR1: equ
ADCINC12_1_TimerDR2: equ
ADCINC12_1_TimerCR0: equ 23h
ADCINC12_1_TimerMask: equ 01h
ADCINC12_1_CounterMask: equ 02h
ADCINC12_1_OFF:
                  equ 0
ADCINC12_1_LOWPOWER: equ 1
ADCINC12_1_MEDPOWER: equ 2
ADCINC12_1_HIGHPOWER: equ 3
ADCINC12_1_NUMBITS: equ 12
```

Fig. 11

```
.. ADCINC12int asm
.: Assembler source for interrupt routines the 12 bit incremential
export ACCINC12_1_CNT_INT
export ADCINC12_1_TMR_INT
include "ADCINC12_1 inc"
include "m8c inc"
area bss(RAM)
 ADCINC12_1_cTimerU BLK 1 :The Upper byte of the Timer ADCINC12_1_cCounterU BLK 1 :The Upper byte of the Counter
 _ADCINC 12_1_ilner
  ADCINC12_1_lincr BLK 2 A/D value
 _ADCINC12_1_liner BLK 1 ;Data Valid Flag
  ADCINC12_1_blncrC: BLK 1 ;# of times to run A/D
area text(ROM,REL)
export ADCINC12_1_cTimerU
export ADCINC12_1_cCounterU
export_ADCINC12_1_ilner
export ADCINC12_1_ilner
export _ADCINC12_1_finct
export ADCINC12_1_finer
export ADCINC12_1_bincrC
LowByte. equ 1
HighByte equ 0
: CNT_INT
... Decrement the upper (software) half on the counter whenever the
.: lower (hardware) half of the counter underflows.
:: INPUTS. None
:: OUTPUTS None.
ADCINC12_1_CNT_INT.
 dec [ADCINC12_1_cCounterU]
.. TMR_INT.
... This routine allows the counter to collect data for 64 timer cycles
  This routine then holds the integrater in reset for one cycle while
:: the A/D value is calculated.
:: INPUTS None.
:: OUTPUTS: Nane.
ADCING12_1_TMR_INT:
dec [ADCING12_1_cTimerU]
, if(upper count >=0)
  ic elsa1
   reti
  tiset ((upper count decremented pass 0)
tst reg(ADCINC12_1_AtoDcr3],10h ,to change when ice is fixed dbz
    jz alse2
```

Fig 12A

(continued)

```
, If(AD has been in reset mode)
     mov reg[ADCINC12_1_CounterCR0],01h , Enable Counter
     and reg(ADCINC12_1_AtoDcr3],=10h ; Enable Analog Integrator mov (ADCINC12_1_cTimerU) ((1<<(ADCINC12_1_NUMBITS + 6))=1)
                               . This will be the real counter value
    (abom etargatni ni need kan DW), Seele
     mov reg[ADCINC12_1_CounterCR0],00h _disable counter
                                Enable the interrupts
     or Foin
      Good place to addicode to switch inputs for multiplexed input to ADC
     or reg(AOCINC12_1_AtoDor3), 10h ..., Reset Integrator
     mov [(ADCINC12_1_ilncr + LowByte)].fth
     mov [(ADCINC12_1_iIncr + HighByte)],(fth - (1<<(ADCINC12_1_NUMBITS - 7)))
     mov A, reg[ADCINC12_1_CounterDR0] , read Counter
     mov A, reg[ADCINC12_1_CounterDR2] ,now you really read the data
     sub [(ADCINC12_1_sincr + LowByte)],A
     mov A.[ADCINC12_1_cCounterU]
     sto [(ADGINC12_1_incr + HighByte)],A
     cmp [(ADCINC12_1_ilincr + HighByte)],(1<<(ADCINC12_1_NUMBITS - 7))
     joz endif10
     if(max positive value)
      dec [(ADCINC12_1_ilner + HighByte)]
       mov ((ADCINC12_1_liner + LowByte)].ffh
     endif10:
     asr((AOCINC12\_t\_tIncr + HighByte))
                                                 ; divide by 4
     rrc [(ADCINC12_1_liner + LawByte)]
     asr [(ADCINC12_1_ilncr + HighByte)]
     rrc [(ADCINC12_1_liner + LowByte)]
     mov [ADCINC12_t_finer],01h ;Set AD data flag
     , User code here for interrupt system.
     cmp [ADCINC12_1_bincrC],00h
     jz endil3
     if(ADCINC12_1_bincrC is not zero)
       dec [ADCINC12_1_bincrC]
       if(ADCINC12_1_binciC has decremented down to zero to 0)
        mov reg(ADCINC12_1_TimerCR0],00h disable the Timer averag(ADCINC12_1_CounterCR0],00h disable the Counter disable the Counter
        пор
        and reg[INT_MSK1]_-(ADCINC12_1_TimerMask I ADCINC12_1_CounterMask)
        or reg(ADCINC12_1_AtoDcr3],10h
                                                 ,Reset Integrator
        reti
      endif4.;
     endi3;
   endif2::
   mov [ABCINC12_1_cTimerU],00h __
                                                  .Set Timer for one cycle of reset
    mov [ADCINC12_1_cCounterU], Iffn
                                                 ,Set Counter hardware for easy enable
   mov reg(ADCINC12_1_CounterOR1],ffh
   reu
 erdit;
```

ADCINC12_1_APIINT_END: A/D converter

Fig. 12.B

1300	
; interrupt Vector Table	org 1Ch ; PSoC Block DCA0 ;Interrupt Vector
; ;	ljmp PWM16_1INT reti
; interrupt vector table entries are 4 bytes to	
;and contain the code ; that services the interrupt (or causes it to b	org 20h ; PSoC Block DCA06 pe ;Interrupt Vector
;serviced)	limp UART_1TX_INT
; 	reti
,	org 24h ; PSoC Block DCA07
	;Interrupt Vector
AREA TOP(ROM, ABS)	Jimp UART_1RX_INT /305 reti
org 0 ; Reset Interrupt Vect	, ,
jmp _start : First instruction	org 28h ; Analog Column 0
executed following a Reset	;Interrupt Vector
	// call void_handler
org 04h ; Supply Monitor Inte	errupt reti
// call void_handler	org 2Ch ; Analog Column 1
reti	;Interrupt Vector
	// call_void_handler
org 08h ; PSoC Block DBA0 ;Interrupt Vector	O reti
Bus-limp ADCINC12_1_TMR_INT	org 30h ; Analog Column 2
reti	;Interrupt Vector
are ACh . BCaC Black DB 46	// call void_handler
org 0Ch ; PSoC Block DBA0 ;Interrupt Vector	71 reti
/305 Jimp ADGING12_1_CNT_INT	org 34h ; Analog Column 3
reti	;Interrupt Vector
	// call void_handler
org 10h ; PSoC Block DBA0	2 reti
;Interrupt Vector	
// call void_handler	org 38h ; GPIO Interrupt Vector
reti	// call void_handler reti
org 14h ; PSoC Block DBA0	
;Interrupt Vector	org 3Ch ; Sleep Timer Interrupt
limp Counter16_1INT	;Vector
reti	jmp SteepTimerISR reti
org 18h ; PSoC Block DCAC	
;Interrupt Vector	
// call_void_handler	
reti	

Fig. 13A

1350	1352	1353
1351	/	
bootasm Interrupt Name	Data Sheet Interrupt Name	. Type
start	Reset	Fixed
Interrupt1	Supply Monitor	Fixed
Interrupt2	DBA00	PSoC Block
Interrupt3	DBA01	PSoC Block
Interrupt4	DBA02	PSoC Block
Interrupt5	D8A03	PSoC Block
Interrupt6	DCA04	PSoC Block
Interrupt7	DCA05	PSoC Block
Interrupt8	DCA06	PSoC Block
Interrupt9	DCA07	PSoC Block
Interrupt10	Analog Column 0	PSoC Block
Interrupt 1 1	Analog Column 1	PSoC Block
Interrupt12	Analog Column 2	PSoC Black
Interrupt13	Analog Column 3	PSoC Block
Interrupt14	GPIO	Fixed
Interrupt15	Sleep Timer	Fixed

Fig. 13.8




FIG. 14